

1/4" HD class Bayer Chip CMOS Image Sensor with 1280x800 Pixel Array

PS5100K

Rev 0.0

Last Update: 10. June. 2015

6th Floor, 105, Gwanggyo-ro, Yeongtong-gu, Suwon-si, Gyeonggi-do, 443-270, Korea
TEL +82-31-888-5300 | FAX +82-31-888-5370

Copyright 2014. Pixelplus Co., Ltd.
ALL RIGHTS RESERVED

PS5100K



▶ Features

- > 1344 x 848 Effective pixel array with RGB bayer color filters and micro-lens.
- ➢ Power supply : HVDD/AVDD=3.3V
- Output
 - ◆ Digital Output format
 - 10bits RGB Raw Bayer
 - Digital Output interface
 - sub-LVDS
 - 10 bits parallel
- ➢ Frame size, window size and position can be programmed through a 2-wire serial interface bus
- Chip Address Selection PAD

- Software Reset
- Crystal input support
- On chip regulator for DVDD

Pixel Size	3.00 um x 3.00 um
Effective Pixel Array	1344 (H) x 848 (V)
Effective Image Area	4.032 mm x 2.544 mm
Optical Format	1/4 inch
Input Clock Freq.	27MHz
Output Clock Freq.	74.25 MHz @ 10 bit parallel 111.375 MHz @ 4ch LVDS 148.5 MHz @ 3ch LVDS
Output Format	10 bits RGB Raw Bayer
Max. Frame rate	60 fps
Dark Signal	15.0 [mV/sec] @ 60℃
Sensitivity	2.5 [V/Lux.sec]
Power Supply	Analog & IO : 3.3V Core : 1.5V (on chip LDO)
Power Consumption	122.1 mW @ Dynamic
	485.1 uW @ Standby
Operating Temp. (Fully Functional Temp)	-30 ~ 80 [℃]
Dynamic Range	69 [dB]
SNR	43.3 [dB]

[Table 1] Typical Parameters




Signal Environment

PS5100K don't have tolerant Input pads. The input signal must be equal to HVDD for stable operation. If the power of input signal is higher than recommended, it may flow leakage current by shot circuit path in the input PADs.

▶ Chip Architecture

PS5100K has 1344 x 848 effective pixel array and column/row driver circuits to read out the pixel data progressively. CDS circuit reduces noise signals generated from various sources mainly resulting from process variations. Pixel output is compared with the reset level of its own and only the difference signal is sampled, thus reducing fixed error signal level. Each of R, G, B pixel output can be multiplied by different gain factors to balance the color of images in various light conditions. The analog signals are converted to digital forms one line at a time and 1 line data are streamed out column by column. Internal functions and output signal timing can be programmed simply by modifying the register files through 2-wire serial interface.



[Fig. 1] Block Diagram

