

1/3.7 inch NTSC/PAL CMOS Image Sensor with 640 X 480 Pixel Array

PC6030K

6th Floor, Gyeonggi R&DB Center, 906-5 lui-dong, Yeongtong-gu, Suwon-si, Gyeonggi-do, 443-766, Korea Tel : 82-31-888-5300, FAX : 82-31-888-5398

> Copyright © 2011, Pixelplus Co.,Ltd ALL RIGHTS RESERVED




PC6030K

1/3.7 inch NTSC/PAL CMOS Image Sensor with 640 X 480 Pixel Array

Features

- 648 x 488 effective pixel array with RGB bayer color filters and micro-lens.
- Power supply : AVDD : 3.3V, HVDD : 3.3V, CVDD : 3.3V
- ▷ Output formats :
 - Composite Output mode :
 - CVBS (NTSC/PAL),
 - Digital Output mode :
 - max. VGA (640x480) YCbCr422/RGB565/ RGB444. (progressive, 60 fps @ 54MHz)
 - max. VGA (640x480) Bayer (progressive, 60 fps @ 27MHz)
 - ◆ Analog/Digital Output mode :
 - ITU-R. BT656 (720x240/288)
 - (interlaced, 60 fields @ 27MHz)
 - CVBS (30 fps @ 27MHz)
- ▷ Image processing on chip
 - Lens shading, Gamma/Defect/Color correction, Low pass filter, Color interpolation, Saturation, Edge enhancement, Brightness, Contrast, Special effects, Auto black level, Auto white balance, Auto exposure control and Back light compensation
- Frame size, window size and position can be programmed through a 2-wire serial interface bus
- ▷ Free scaling (up & down) / Cropping
- High Image Quality and Ultra low light performance
- I2C master include
- ▷ Motion detection support
- Alarm mode, Privacy mode support
- Artificial Intelligence power save mode
- Chip Address Selection PADs
- ▷ Horizontal / Vertical mirroring
- \triangleright 50Hz, 60Hz flicker automatic cancellation
- Software Reset
- External Sync (Gen. Lock) support
- Off-chip Smart IR-LED control
- Crystal input support
- On chip regulator for DVDD
- CSP/CLCC/PLCC/im2BGA Package type supports.
 - (im2BGA : AEC-Q100 Grade2 Qualified)



[Fig. 1] PIN Description

Effective Pixel Array	648(H) x 488(V)
Pixel Size	6 um x 6 um
Effective Image Area	3.8mm x 2.9mm (Diagonal :4.86mm)
Optical Format	1/3.7 inch, RGB Bayer filter
Max. Clock frequency	54 MHz
Max. Frame Rate	60 fps @ 640x480, YCbCr, 54Mhz
	60 fps @ 640x480, Bayer, 27Mhz
	60 field @ 720x240(288), YCbCr, 27Mhz
	30 fps @ CVBS, 27Mhz
Dark Signal	10.7 [mV/sec] @60℃
Sensitivity	8.2 [V/Lux.sec]
Power Supply	Analog : 3.3V
	HVDD : 3.3V
	CVDD : 3.3V
Power Consumption	273.8 [mW] @ Dynamic
	170.3 [uW] @ Standby
Operating Temp.	- 40 ~ 105 [℃] @ AT
(Fully Functional Temp.)	- 30 ~ 80 [°C] @ CT
Dynamic Range	63.3 [dB]
SNR	47.0 [dB]
[Table 1] Typical Parameters	

[Table 1] Typical Parameters






1/3.7 inch NTSC/PAL CMOS Image Sensor with 640 X 480 Pixel Array

Signal Environment

PC6030K don't have tolerant Input pads. The input signal must be equal to HVDD for stable operation. If the power of input signal is higher than recommended, it may flow leakage current by shot circuit path in the input PADs.

Chip Architecture

PC6030K has 648 x 488 effective pixel array and column/row driver circuits to read out the pixel data progressively. CDS circuit reduces noise signals generated from various sources mainly resulting from process variations. Pixel output is compared with the reset level of its own and only the difference signal is sampled, thus reducing fixed error signal level. Each of R, G, B pixel output can be multiplied by different gain factors to balance the color of images in various light conditions. The analog signals are converted to digital forms one line at a time and 1 line data are streamed out column by column. The Bayer RGB data are passed through a sequence of image signal processing blocks to finally produce YCbCr 4:2:2 output data. Image signal processing includes such operations as gamma correction, defect correction, low pass filter, color interpolation, edge enhancement, color correction, contrast stretch, color saturation, white balance, exposure control and back light compensation. Internal functions and output signal timing can be programmed simply by modifying the register files through 2-wire serial interface.



rstb x1 stdby

[Fig. 2] Block Diagram