

1/3 inch NTSC/PAL CMOS Image Sensor with 720 X 480 Pixel array

PC3089K

6th Floor, Gyeonggi R&DB Center, 906-5 lui-dong, Yeongtong-gu, Suwon-si, Gyeonggi-do, 443-766, Korea Tel: 82-31-888-5300, FAX: 82-31-888-5398

> Copyright © 2010, Pixelplus Co.,Ltd ALL RIGHTS RESERVED


1/3 inch NTSC/PAL CMOS Image Sensor with 720 X 480 Pixel array

Features

- > 756 x 504 effective pixel array with RGB Bayer color filters and micro-lens
- ▶ Power supply HVDD/CVDD/AVDD : 2.8V or 3.3V
- Output formats
 - Composite Output mode
 - CVBS (NTSC/PAL)
 - ◆ Digital Output mode
 - max. D1 (720x480) YCbCr422/RGB565/ RGB444 (progressive, 60 fps @ 54Mhz)
 - max. D1 (720x480) Bayer (progressive, 60 fps @ 27Mhz)
 - Analog/Digital Output mode
 - ITU-R. BT656 (720x240/288) (interlaced, 60 fields @ 27Mhz)
 - CVBS (30 fps @ 27Mhz)
- ▷ Image processing on chip Lens shading, Gamma/Defect/Color correction, Low pass filter, Color interpolation, Saturation, Edge enhancement, Brightness, Contrast, Special effects, Auto black level, Auto white balance, Auto exposure control and Back light compensation
- Frame size, window size and position can be programmed through a 2-wire serial interface bus

- ▶ I2C master include
- Motion detection support

- External Sync (Gen. Lock) support
- Off-chip IR-LED control
- On chip regulator for DVDD
- ▷ CSP/CLCC/PLCC Package type supports



[Fig. 1] PIN Description

Effective Pixel Array	756(H) x 504(V)
_	, , , ,
Pixel Size	6.35 um x 7.4 um
Effective Image Area	4.8 mm x 3.73 mm
	(Diagonal 6.08 mm)
Optical Format	1/3 inch, RGB Bayer filter
Max. Clock frequency	54 MHz
Max. Frame Rate	60 fps @ 720x480, YCbCr, 54Mhz 60 fps @ 720x480, Bayer, 27Mhz 60 field @ 720x240(288), YCbCr, 27Mhz 30 fps @ CVBS, 27Mhz
Dark Signal	39.6 [mV/sec] @ 60°C
Sensitivity	14.3 [V/Lux.sec]
Power Supply	Analog : 2.8V (or 3.3V)
	HVDD : 2.8V (or 3.3V)
	CVDD : 2.8V (or 3.3V)
Power Consumption	306.5 [mW] @ Dynamic
	251.8 [uW] @ Standby
Operating Temp. (Fully Functional Temp.)	- 40 ~ 105 [°C] @ AT
	- 30 ~ 80 [°C] @ CT
Dynamic Range	62.9 [dB]
SNR	47.1 [dB]

[Table 1] Typical Parameters




1/3 inch NTSC/PAL CMOS Image Sensor with 720 X 480 Pixel array

Signal Environment

PC3089K don't have tolerant Input pads. The input signal must be equal to HVDD for stable operation. If the power of input signal is higher than recommended, it may flow leakage current by shot circuit path in the input PADs.

▶ Chip Architecture

PC3089K has 756 x 504 effective pixel array and column/row driver circuits to read out the pixel data progressively. CDS circuit reduces noise signals generated from various sources mainly resulting from process variations. Pixel output is compared with the reset level of its own and only the difference signal is sampled, thus reducing fixed error signal level. Each of R, G, B pixel output can be multiplied by different gain factors to balance the color of images in various light conditions. The analog signals are converted to digital forms one line at a time and 1 line data are streamed out column by column. The Bayer RGB data are passed through a sequence of image signal processing blocks to finally produce YCbCr 4:2:2 output data. Image signal processing includes such operations as gamma correction, defect correction, low pass filter, color interpolation, edge enhancement, color correction, contrast stretch, color saturation, white balance, exposure control and back light compensation. Internal functions and output signal timing can be programmed simply by modifying the register files through 2-wire serial interface.



[Fig. 2] Block Diagram